

SKJERVEN
MORRILL
MACPHERSON LLP

Docket No.: M-8339 US

July 31, 2000

Box Patent Application
Commissioner For Patents
Washington, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventor(s): Duschatko, Douglas; Quibodeaux, Lane; Hall, Robert A.; Thurston, Andrew J.

Title: Method And Apparatus For Detecting Errors In A Backplane Frame

X Return Receipt Postcard
X This Transmittal Letter (in duplicate)
41 page(s) Specification (not including claims)
3 page(s) Claims
1 page Abstract
15 Sheet(s) of Drawings
3 page(s) Declaration For Patent Application and Power of Attorney (Unexecuted)

CLAIMS AS FILED

For	Number Filed		Number Extra		Rate		Basic Fee
Total Claims	17	-20 =	0	x	\$18.00	=	\$ 0.00
Independent Claims	2	-3 =	0	x	\$78.00	=	\$ 0.00
<input type="checkbox"/>	Fee of _____ for the first filing of one or more multiple dependent claims per application						\$
<input type="checkbox"/>	Fee for Request for Extension of Time						\$

Please make the following charges to Deposit Account 19-2386:

- ☒ Total fee for filing the patent application in the amount of \$ 690.00
☒ The Commissioner is hereby authorized to charge any additional fees which may be
required, or credit any overpayment to Deposit Account 19-2386.

EXPRESS MAIL LABEL NO:

EL563589128US

Respectfully submitted,

Sam Campbell
Sam Campbell
Attorney for Applicant(s)
Reg. No. 42,381

"Express Mail" mailing label number:

EL563589128US

**METHOD AND APPARATUS FOR DETECTING ERRORS IN A
BACKPLANE FRAME**

Duschatko, Douglas E.; Quibodeaux, Lane Byron; Hall, Robert A.; and
Thurston, Andrew J.

CROSS-REFERENCES TO RELATED APPLICATIONS

This application is a continuation-in-part of Patent Application No.
09/477,166, filed January 4, 2000, and entitled "METHOD AND APPARATUS FOR
A REARRANGEABLY NON-BLOCKING SWITCHING MATRIX," having A. N.
10 Saleh, D. E. Duschatko and L. B. Quibodeaux as inventors. This application is
assigned to Cisco Technology, Inc., the assignee of the present invention, and is
hereby incorporated by reference, in its entirety and for all purposes.

This application also claims priority from Provisional Patent Application Ser.
No. 60/211,851, filed June 15, 2000, and entitled "METHOD AND APPARATUS
15 FOR DETECTING ERRORS IN A BACKPLANE FRAME," having D. E.
Duschatko, L. B. Quibodeaux, R. A. Hall and A. J. Thurston as inventors. This
application is assigned to Cisco Technology, Inc., the assignee of the present
invention, and is hereby incorporated by reference, in its entirety and for all purposes.

This application is related to Patent Application No. 09/232,395, filed January
20 15, 1999, and entitled "A CONFIGURABLE NETWORK ROUTER," having H. M.
Zadikian, A. N. Saleh, J. C. Adler, Z. Baghdasarian, and V. Parsi as inventors. This
application is assigned to Cisco Technology, Inc., the assignee of the present
invention, and is hereby incorporated by reference, in its entirety and for all purposes.

BACKGROUND OF THE INVENTION

Field of the Invention

This invention relates to the field of information networks, and more particularly relates to detecting errors in network elements that route information
5 through such information networks.

Description of the Related Art

Today's networks carry vast amounts of information. High bandwidth applications supported by these networks include streaming video, streaming audio, and large aggregations of voice traffic. In the future, these bandwidth demands are
10 certain to increase. This information must be quickly and efficiently distributed to various destinations without the introduction of errors. Many modern networking topologies employ a switching matrix of some kind to perform this function.

For example, certain networks employ a point-to-point topology in which each node is coupled to another node by one or more connections. The easiest way to
15 interconnect a group of N nodes is by using an NxN crossbar switch. One advantage is that such a scheme is strictly non-blocking. This means that a connection can be made between any unused input and any unused output, regardless of the current state of the switch. Thus, the switch can be reconfigured at any time without introducing errors in the pre-existing information streams (i.e., connections). This is an important
20 capability in many applications, such as data networks (e.g., errors causing retransmission of the damaged data and so reducing available bandwidth) and telephony networks (e.g., dropped telephone calls). However, NxN crossbar switches grow exponentially as connections are added, meaning that N^2 switches are required to build a network having N inputs and N outputs. Alternatively, such connections
25 can be configured using one of a number of multi-stage interconnection network (MIN) architectures. MIN architectures can generally be divided into three classes: blocking, rearrangeably non-blocking, and strictly non-blocking.

A blocking network is characterized by the property that there is only one path from any input to any output. Because some of the paths share one or more links within the MIN, a high number of permutations cannot be routed when using such networks. A rearrangeably non-blocking network allows idle pairs of input and output ports to be connected after possibly rearranging some of the existing connections (i.e., reconfiguring the switching matrix), although information carried on some or all of the existing connections may experience errors during the switching matrix's reconfiguration. A strictly non-blocking network allows any idle pair of input and output ports to be connected without having to rearrange any of the existing connections without errors being experienced on the existing connections, regardless of the current state of the network.

However, as in any information system, errors can occur in the data streams switched by the switching matrix employed. Left undetected, such errors can cause signal degradation and interruptions. This is of particular importance in real-time applications such as telephony and streaming video, where such signal degradation and interruptions are especially noticeable to the users of such systems. Thus, such errors should be detected quickly and accurately to maintain the quality of such signals.

SUMMARY OF THE INVENTION

According to one embodiment of the present invention, a method of generating a parity value is disclosed. The method includes reading a word from a data stream, determining if the word should be included in a parity calculation, and including the word in the parity calculation, if the word should be included in the parity calculation, and ignoring the word otherwise.

According to another embodiment of the present invention, a method of generating a backplane parity value is disclosed. The method includes receiving a data stream at a communications interface of a telecommunications system and rearranging the data stream. The data stream includes a first number of words, and the data stream is rearranged into a second number of words. The second number of

words include a relock word, which is configured to allow the telecommunications system to synchronize with the data stream. For each of the second number of words, a determination is made as to whether each of the second number of words should be included in a parity calculation. This is accomplished by determining whether the given one of those words is the relock word, and either including the given word or ignoring it. If the given one of the second number of words is the relock word, that word is ignored. Otherwise, that word is included in the parity calculations performed.

According to still another embodiment of the present invention, a method of transmitting information across a switching matrix is disclosed. The method includes receiving information, rearranging a number of the words into a second format and generating a parity value from at least one of the words. The information is organized in a transmission unit, which is divided into a number of words that are arranged in a first format.

The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

Fig. 1A is a block diagram of an exemplary router.

Fig. 1B is a block diagram of a network including a number of the routers of Fig. 1A.

Fig. 2 is a block diagram of the signal paths and functional blocks of the router of Fig. 1A.

Fig. 3 is a block diagram of the control paths of the router of Fig. 1A.

Fig. 4 illustrates the major components of one of the line cards.

5 Fig. 5 illustrates an example embodiment of a system controller.

Fig. 6 illustrates the structure of a switching matrix.

Fig. 7 illustrates a switching node.

Fig. 8 illustrates a view of a switching matrix that includes clock/data recovery units and connections to the line cards.

10 Fig. 9 illustrates the layout of a standard frame of the synchronous optical network (SONET) protocol.

Fig. 10 illustrates the layout of one embodiment of an errorless switching frame.

15 Fig. 11 is a block diagram illustrating a frame parity generation circuit according to an embodiment of the present invention.

Fig. 12 is a flow diagram illustrating the operation of the parity generation circuit of Fig. 11.

Fig. 13 is a block diagram illustrating a parity checking circuit according to an embodiment of the present invention.

20 Fig. 14 is a flow diagram illustrating the operation of the parity checking circuit of Fig. 13.

The use of the same reference symbols in different drawings indicates identical items unless otherwise indicated.

DETAILED DESCRIPTION OF THE INVENTION

The following is intended to provide a detailed description of an example of the invention and should not be taken to be limiting of the invention itself. Rather, any number of variations may fall within the scope of the invention which is defined
5 in the claims following the description.

In addition, the following detailed description has been divided into sections, subsections, and so on, in order to highlight the various subsystems of the invention described herein; however, those skilled in the art will appreciate that such sections are merely for illustrative focus, and that the invention herein disclosed typically
10 draws its support from multiple sections. Consequently, it is to be understood that the division of the detailed description into separate sections is merely done as an aid to understanding and is in no way intended to be limiting.

INTRODUCTION

By controlling the point in time at which switching occurs and re-arranging
15 the incoming data (which is organized into transmission units such as frames or packets), a switching matrix employing such techniques can be designed to be relatively simple and inexpensive, while avoiding interruption of existing connections during matrix reconfiguration. However, due to factors such as the data stream's data rate, system noise, switching errors and the like, errors may be introduced into the
20 data stream during the data stream's traversal of the switching matrix. A method and apparatus according to one embodiment of the present invention detects such errors, while avoiding false errors that can be created during the switching of such a switching matrix.

To avoid disruption of existing data streams, a switching matrix employing the
25 foregoing techniques is switched at a point in the data stream in which no live data is being transmitted. Using such a method, switching can be performed without disturbing the connections already configured in the switching matrix. A switching matrix operated in this manner is therefore referred to herein as being non-blocking. The incoming data can be rearranged to provide a larger window of time during which

the switching matrix can be switched. A non-blocking switching matrix according to the present invention using such a technique is referred to herein as a rearrangeably non-blocking switching matrix. In the case of a switch using an optical backplane (e.g., the drivers, cabling (optical and/or electrical), switching components and the like), this also allows more time for various components of the system to re-acquire phase lock (e.g., clock/data recovery units situated along the signal path).

This switching and relocking can be thought of in terms of a wavefront traveling through the signal path of router such as that described herein. The point at which switching and relocking may occur within the data stream is actually a given number of bit times. This "window" in the data stream travels through the router, with live data to either side, and is sequentially encountered by each element along the signal path through the router. During the time between when the beginning of the window and the end of the window is encountered by a given element, the element may switch, relock, or otherwise experience a disruption in the data stream without the disruption of the live data being carried.

To support this technique, the input/output connections to and from the matrix are preferably maintained during a matrix rearrangement, with only paths internal to the router's switching matrix being altered. To improve signal fidelity, the switching matrix incorporates several clock/data recovery units (CDRs) in the signal path from matrix input to matrix output. These CDRs are configured in a serial sequence through the matrix. As the window travels through the router (i.e., the serial data signal is disrupted (e.g., due to a switch change)), the CDRs re-acquire lock one at a time, in a serial fashion.

AN EXEMPLARY NETWORK ELEMENT

Fig. 1A illustrates a router 100. Router 100 includes an input/output section 110, a node controller 120, and a switching matrix 130. Node controller 120 contains, for example, real time software and intelligent routing protocols (not shown). Router 100 supports interfaces including, but not limited to, optical signal interfaces (e.g.,

SONET), a user interface module 150, and a management system 160. Internal input signals 170 and internal output signals 180 may be electrical or optical in nature.

Fig. 1B illustrates a network 190 that includes a number of nodes, network nodes 195(1)-(N). One or more of network nodes 195(1)-(N) can be a router such as router 100. Network 190 can thus support the automatic provisioning, testing, restoration, and termination of virtual paths (exemplified by a virtual path 191) over a physical path (exemplified by a physical path 192) from one of network nodes 195(1)-(N) to another of network nodes 195(1)-(N).

In one embodiment, there are at least three types of processors in a router 100. The lowest level, level-3, resides on the line card and is responsible for all real time aspects of the processing of the physical protocol (e.g., SONET). In a SONET implementation, every level-3 processor is responsible for a single optical signal (e.g., an OC-48 signal) and, via a protocol processor, performs all required SONET/SDH section and line termination functions. The fast response time required from the level-3 processor makes a firmware implementation preferable. The firmware, which may be written in the "C" or "C++" programming languages, assembler, or other programming language, is preferably optimized for low latency and resource efficiency. Higher-level processing is implemented on a separate module, the shelf processor module, which is shared by several line cards.

The second level of processors, level-2, reside on a shelf and main matrix processor modules. The software on the shelf processor module is responsible for managing and controlling line cards. Only half the line cards supported are active at any one time in order to support 1+1 protection. A level-2 processor deals with tasks that require a reasonable response time (for example, on the order of milliseconds), but have no direct impact on the data path. In other words, missed events, such as hardware interrupts, do not result in bit errors. Some of the functions handled by the shelf processor include the periodic collection of maintenance data from the line cards, receiving and processing periodic keep-alive messages from those cards, shelf startup and configuration, proxy management, and other related functions.

The third processor level, level-1, resides on a system processor module and provides system-wide management and control services. In one embodiment, there are preferably two fully synchronous copies of the level-1 processor in the system, both of which are simultaneously active and, through a dedicated and redundant high-speed link, keep their run-time and stored databases fully synchronized. One of the two processors is designated the master and is responsible for all level-1 processing. An update message is sent to the second processor whenever a change is made to the database and before that change is effected. A periodic keep-alive mechanism allows either copy of the system controller to detect failures on the other copy.

Router 100 provides yet another type of processor, referred to herein as a route processor. Such a processor is dedicated to the path/route discovery and restoration functions. The route processor is responsible for receiving failure indications from the line cards, calculating a new route for failed connections, and sending reconfiguration requests to all affected nodes, including its own.

15 **Hardware Architecture**

In one embodiment, router 100 can be used, for example, as SONET/SDH line terminating equipment (LTE) capable of terminating the Section and Line overheads of received OC-48 signals, and cross-connects those signals according to provisioned input-output mappings. Some of the terminated signals can optionally be protected using any of the common protection schemes (1+1, 1:1, and 1:N). Overhead processing and generation is performed on the line card by a protocol processor. This protocol processor handles all aspects of the SONET protocol, including framing, insertion and extraction of embedded data channels, error checking, AIS detection, pointer processing, clock recovery, multiplexing/duplexing, and similar duties.

25 **Signal Path**

Fig. 2 is a block diagram of signal paths 200 within router 100. The primary signal paths in router 100 include one or more groups exemplified by groups 210(1)-(N), group matrices 212(1)-(N), and a main matrix 214. As depicted in Fig. 1A, groups 210(1)-(N), and group matrices 212(1)-(N) are shown as having receive and

transmit sections. Groups 210(1)-(N) each include line cards 220(1,1)-(1,N), through line cards 220(N,1)-(N,N). Signals from line cards 220(1,1)-(N,N) are sent to the corresponding group matrix. In one embodiment, two sets of the group matrix cards, group matrices 212(1)-(N) and 216(1)-(N) are employed. Main matrix 214 is also
 5 mirrored in one embodiment by a redundant copy, a backup main matrix 218, which together form switching matrix 130. As shown in Fig. 2, the redundancy for group matrices 212(1)-(N) (i.e., group matrices 216(1)-(N)), is also provided on the transmit side.

It will be noted that the variable identifier "N" is used in several instances in
 10 Fig. 2 (and subsequent use of other variables, such as "m," "x," "k," and others) to more simply designate the final element (e.g., group matrix 212(N), line card 220(N,N), and so on) of a series of related or similar elements (e.g., group matrices 212(1)-(N), line cards 220(1,1)-(N,N), and so on). The repeated use of such variable identifiers is not meant to imply a correlation between the sizes of such series of
 15 elements. The use of such variable identifiers does not require that each series of elements has the same number of elements as another series delimited by the same variable identifier. Rather, in each instance of use, the variable identified by "N" (or "m," "x," "k," and others) may hold the same or a different value than other instances of the same variable identifier. For example, group matrix 212(N) may be the tenth
 20 group matrix in a series of group matrices, whereas line card 220(N,N) may be the forty-eighth line card in a series of line cards.

Using signal paths 200 as an example, data enters the system at one of line cards 220(1,1)-(N,N). It is at this point, in a SONET-based system, that the Section and Line overheads are processed and stripped off by a protocol processor (not
 25 shown). The extracted SONET/SDH payload envelope is then synchronized with the system clock and sent to two different copies of a local matrix, depicted as group matrices 212(1)-(N) and 216(1)-(N) in Fig. 1A. In one embodiment, group matrices 212(1)-(N) and 216(1)-(N) are used mainly as 2:1 reduction stages that select one of two optical signals and pass the selected optical signal to switching matrix 130. This
 30 allows the implementation of a variety of protection schemes (including 1:N, or 0:1)

without having to use any additional ports on main matrix 214. All protect signals are terminated at group matrices 212(1)-(N) and 216(1)-(N). In order to maximize bandwidth, it is preferable that only active signals be passed through to switching matrix 130.

5 In one embodiment, switching matrix 130 is an errorless, rearrangeably non-blocking switching network. In one embodiment, switching matrix 130 is a 256x256 switching network that consists of three columns and 16 rows of 16x16 switching elements that allow any of their inputs to be connected to any of their outputs. A single copy of the matrix may be housed, for example, in a single rack that contains
10 three shelves, one for each column (or stage) of the matrix. Each one of such shelves contains cards housing the 16 switching elements in each stage. The switching element itself includes, for example, a 16x16 crosspoint switch, with optical transceivers, and a microcontroller for controlling the crosspoint switch and providing operational feedback to the level-2 processor. Communications between the two
15 processors may be carried, for example, over an Ethernet connection. The level-2 processor in turn communicates with the level-1 and route processors.

 The switching elements in each matrix copy of the exemplary embodiment may be connected using fiber-optic cables, for example. While copper cabling may also be employed, such an option may not offer the speed and number of connections
20 provided by an optical arrangement. After passing through the stages of switching matrix 130, an optical signal may be routed to an I/O shelf that (optionally) splits the optical signal into two signals. One of the signals is sent to an active line card, while the other, when available, is sent to a backup card.

 Line cards 220(1,1)-(N,N) receive optical signals from group matrices 212(1)-(N) and 216(1)-(N) which are in turn connected to two separate copies of the main
25 matrix. Line cards 220(1,1)-(N,N) monitor both signals for errors and, after a user-defined integration period, switch to the backup signal if that signal exhibits better bit error rate (BER) performance than the prior active signal. This scheme, referred to herein as 1-plus-1, allows line cards 220(1,1)-(N,N) to select between the two copies
30 of the group matrix without any level-1 or level-2 CPU intervention. This helps to

ensure that such a switch can be made in 50 ms or less (per Bellcore's recommendations in GR-253 (GR-253: *Synchronous Optical Network (SONET) Transport Systems*, Common Generic Criteria, Issue 2 [Bellcore, Dec. 1995], included herein by reference, in its entirety and for all purposes)). The selected signal
 5 is then processed by the transmit section of the protocol processor, which inserts all required transport overhead bytes into the outgoing stream.

Regarding the signals described herein, both above and subsequently, those skilled in the art will recognize that a signal may be directly transmitted from a first logic block to a second logic block, or a signal may be modified (e.g., amplified, attenuated, delayed, latched, buffered, inverted, filtered or otherwise converted, etc.)
 10 between the logic blocks. Although the signals of the embodiments described herein are characterized as transmitted from one block to the next, other embodiments may include modified signals in place of such directly transmitted signals with the informational and/or functional aspect of the signal being transmitted between blocks. To some extent, a signal input at a second logic block may be conceptualized as a
 15 second signal derived from a first signal output from a first logic block due to physical limitations of the circuitry involved (e.g., there will inevitably be some attenuation and delay). Therefore, as used herein, a second signal derived from a first signal includes the first signal or any modifications to the first signal, whether due to circuit
 20 limitations or due to passage through other circuit elements which do not substantively change the informational and/or final functional aspect of the first signal.

Control Path

Fig. 3 illustrates a control path 300 of a router, such as router 100. Control
 25 path 300 includes all non-payload-related flows within the system and the hardware and software necessary to the control of the signal paths illustrated in Fig. 2. All major control flows are carried over an internal local area network (LAN), which is, for example, a collection of switched Ethernet segments. The structure of the internal LAN is hierarchical and can be created using a mixture of 10 Mbps and 100 Mbps

Ethernet segments, for example. Higher-speed segments (e.g., gigabit Ethernet) can be used as well.

Groups

At the bottom of the hierarchy is what is referred to herein as a group matrix, or a Group Ethernet Repeater in a system using Ethernet communications, and depicted in Fig. 3 as group matrices 212(1)-(N) and 216(1)-(N). Each one of group matrices 212(1)-(N) and 216(1)-(N), also referred to herein as a hub, a repeater, or concentrator, is a physical layer device and preferably supports a star network topology, such as the IEEE 802.3 10BASE-T networking standard. The redundant connections from line cards 220(1,1)-(N,N) in each of groups 310(1)-(N) are connected to two repeaters that reside on two separate copies of the group matrix module. Preferably, each one of line cards 220(1,1)-(N,N) supports two network ports (e.g., 10BASE-T Ethernet ports). The two sets of four signals from each port pass through a relay that selects one of them for connection to the LAN for purposes of redundancy. Groups 310(1)-(N) represent the first layer of the control bus hierarchy. Group matrices 212(1)-(N) and 216(1)-(N) are each controlled by a shelf processor (not shown, for the sake of clarity) and communicate with one of the shelf switches described below via LAN connections.

Shelf Ethernet Switch

Fig. 3 also illustrates certain features of router 100 pertaining to the relationship between shelf switches 320(1)-(N) and 321(1)-(N), and groups 310(1)-(N). Groups 310(1)-(N) are again shown, with regard to the control functions thereof. In this depiction of groups 310(1)-(N), line cards 220(1,1)-(N,N) are shown as being attached to networking devices, indicated here as group matrices. Group matrices 212(1)-(N) and 216(1)-(N) may be, for example, multi-port Ethernet hubs running at 10 Mbps. Each of line cards 220(1,1)-(N,N) feed signals into two of group matrices 212(1)-(N) and 216(1)-(N). For example, line card 220(1,1) feeds received information to group matrices 212(1) and 216(1). Group matrices 212(1)-(N) and 216(1)-(N) each feed a signal into shelf switches 320(1)-(N) and 321(1)-(N) of Fig. 2.

Shelf switches 320(1)-(N) and 321(1)-(N) are each controlled by a shelf processor (not shown for the sake of clarity) and communicate with one of the system switches (not shown, for the sake of clarity).

Shelf switches 320(1)-(N) and 321(1)-(N) are the next higher level of the control hierarchy in router 100, and are located on the shelf processor module (exemplified by line racks (330(1)-(N))). Each copy of shelf switches 320 (1)-(N) and 321(1)-(N) interconnects six connections from the three groups in each shelf, another connection from the shelf processor, and one connection from system switch 340 (and 341). Shelf switches 320(1)-(N) and 321(1)-(N) can be implemented, for example, using an 8-port Ethernet configured to handle 10 Mbps Ethernet traffic and a single-port, dual-rate switch (e.g., 10 Mbps/100 Mbps Ethernet).

System Switch

The next level of the hierarchy is the system switch, of which there are two copies in each router. These are shown as system switches 340 and 341 in Fig. 3. This fully redundant scheme prevents failures on one switch from taking down the entire control bus. In one embodiment, a system switch manages connections from the following sources:

1. High-speed connection(s) from shelf switches 320(1)-(N) and 321(1)-(N);
2. High-speed connection(s) to higher-level processors (e.g., redundant level-1 processors 350 and 351, and redundant route processors 360 and 361); and
3. High-speed connection(s) to matrix shelf processors 370(1)-(N) and 371(1)-(N) which, in turn, control matrix cards 380(1,1)-(1,N)), located in main matrix racks 390(1)-(N).

It will be noted that main matrix 214 includes matrix cards 380(1,1)-(1,N), and that, more generally, main matrices 214 and 218 are included matrix racks 390(1)-(N).

System switches 340 and 341 are located in a management bay. As noted, the fully redundant switches manage connections from various router elements, such as I/O and matrix bays, level-1 processors, and route processors. Each of level-1

processors 350 and 351 and route processors 360 and 361 is preferably connected to system switches 340 and 341 using 100 Mbps Ethernet connections in a configuration that creates an expandable, efficient, and fully redundant control bus.

Physical configurations and modules

5 **System Modules**

Line Card

Fig. 4 illustrates the major components of one of line cards 220(1,1)-(N,N), exemplified in Fig. 4 by a line card 400. A line card integrates all the necessary hardware and software functions to properly terminate the physical layer. In a SONET implementation, a line card terminates the transport overhead (Section +
10 Line) of a full duplex OC-48 signal. Other components on this card provide a redundant optical connection to the switch matrix, and a communication channel to other modules in the system.

Line card 400 receives optical signals from other network elements via a line-side optical receiver 405 and from the local router's system via a system-side optical receiver 406. Each of these receivers implements an optical-to-electrical (O/E)
15 conversion function. Line card 400 transmits optical signals to other network elements using a line-side optical transmitter 410 and to the group matrices using a system-side optical transmitter 411. Each of these transmitters implements an
20 electrical-to-optical (E/O) conversion function. It will be noted that line-side refers to the side of the line card coupled to other network elements and system-side refers to the side of the line card coupled to the group matrices.

Line-side optical receiver 405 is coupled to a protocol processor 420 which performs clock recovery multiplexing, demultiplexing, and SONET STE/LTE
25 processing in both directions. Similarly, system-side optical receiver 406 is also coupled to protocol processor 420 to allow protocol processor 420 to receive optical signals. The processed electrical signals from protocol processor 420 are coupled to the transmitters 410 and 411. The clock recovery functions are combined with

demultiplexers and multiplexers to support reception and transmission of the optical data, respectively. The multiplexers serialize output data generated in protocol processor 420 by performing parallel-to-serial conversion on the parallel data. In contrast, de-multiplexers are used in protocol processor 420 to perform serial-to-parallel conversion on received data.

In order to add protection channels, line-side optical transmitter 410 is also coupled to a 1:2 broadcast unit 435. To receive such optical signals, optical receiver 406 is also coupled to a 2:1 selector 436 in order to select the working channel before the optical signals leave the shelf and thus prevent the standby channel (also referred to herein as the protect channel) from using any bandwidth on switching matrix 130.

Protocol processor 420 is coupled to a bus 445. Protocol processor 420 interfaces the line card to two copies of the matrix in a 1+1 physical protocol. In a SONET implementation, protocol processor 420 provides both STE/LTE processing according to published industry standards. Also coupled to bus 445 are a memory 460 and a CPU 470. Memory 460 should be fast enough for efficient operation of CPU 470.

CPU 470 communicates with other of line cards 220(1,1)-(N,N) over a control bus (not shown) using a transceiver 480 that is coupled to CPU 470. Transceiver 480, is coupled to a transformer 485 which is coupled to a switch 490. Switch 490 is coupled to the control bus. Switch 490 implements a 1:1 protection scheme for transceiver 480 and couples CPU 470 to two independent ports on the backplane (not shown). Each of the two ports connects to one copy of the hub of the group matrix. This allows the software on the line card to switch to the backup link when the software detects failures on the active link.

Preferably, CPU 470 includes numerous integrated peripherals including embedded SCC channels (e.g., in-band communications) and an Ethernet controller (for example, to support communications with other system modules). In one embodiment, CPU 470 provides an onboard communications processor module (not shown) that handles time-critical aspects of the protocols supported.

Group Matrix Module

The group matrix module includes two independent blocks: a group matrix and a hub (also referred to herein as a repeater).

Group matrix

5 A group matrix, such as group matrices 212(1)-(N) and 216(1)-(N), can include, for example, a series of 2:1 path selectors, broadcast units, and a microcontroller which controls the group matrix's elements. The selectors select one of two full-duplex optical signals and couple the selected signal to switching matrix 130. The selectors and broadcast units are typically grouped into pairs to form I/O
10 channels. A processor (e.g., a microcontroller) communicates with other elements of router 100 via (preferably redundant) transceivers.

Hub

One or more hubs are also provided to support communication between the group matrices and system switches in router 100. In an Ethernet communications
15 environment, the hub's functions are carried out primarily by repeater interface controllers (RICs). Each RIC integrates the functions of a repeater, clock and data recovery unit (CDR), Manchester encoder/decoder, and transceiver. Each RIC has a set of registers that convey status information and allow a number of configuration options to be specified by the user using, for example, a microcontroller.

20 Shelf Processor Module

A shelf processor module provides, among other elements, a shelf processor and switch that interconnect the LAN segments from the groups and the shelf processor to a port on the shelf switch. The shelf processor is responsible for the overall operation, management, and control of the shelf. A network switch
25 interconnects the lower speed inter-processor communication network segments in each shelf. In one embodiment, the network switch provides support for 10 Mbps and 100 Mbps segments.

In certain embodiments, the shelf processor is able to connect to two separate Ethernet segments. This can implement a 1:1 protection scheme that allows the shelf processor to recover from failures on the active segment by simply switching to the other segment.

5 System Switch

One embodiment of a system capable of interconnecting network segments in a switched configuration allows communications between shelf switches, higher-level (e.g., level-1) processors, and shelf-processors. In an Ethernet-based system, the system switch supports both 10 Mbps and 100 Mbps connections. The segments
10 come from the shelf switching in the I/O shelf and the matrix switches, among others, and allow these elements to communicate.

Management Bay

The management bay can house, for example, the following modules:

1. Level-1 processors (i.e., system controllers), and their associated storage
15 devices;
2. Route processors;
3. Optional group and WAN cards;
4. System Ethernet switches; and
5. Synchronization modules.

20 All of the above modules are fully redundant and communicate with the rest of router 100 over redundant control buses. The placement of individual modules within the rack is not addressed in this document, since there are no architectural preferences, or restrictions, on such choices.

Level-1 Processor/System Controller

25 A system controller (also referred to herein as a level-1 processor) provides overall control of router 100. The system controller also communicates with the

system switches. The system controller includes a bus (e.g., an all-purpose bus (APB)), which in turn provides access to several bus and communications controllers. Among controllers that can be interfaced to the APB is a bus bridge, a peripheral interface, and an I/O interface. The I/O interface may provide functionality such as 10 Mbps/100 Mbps Ethernet communications. The I/O interface also supports peripherals such as keyboards, mice, floppy drives, parallel ports, serial ports, and the like. The bus bridge allows communications between the system controller's processor and other devices. The peripheral interface allows communications with peripherals such as hard disks. The system controller performs various functions, such as communicating with the route processor(s) to determine how the matrix should be configured, managing the router's resources, and similar duties.

APB may also be connected to a dual-channel serial communication controller (SCC), for example, which can be used to communicate with one or more remote Operations Systems (OS) using, for example, the X.25 protocol. For more OS links and higher link speeds, the user can optionally install one or more WAN Interface Modules in the management bay. Such modules, which preferably handle all real-time aspects of the OS link, including layer-2 of the OSI stack, communicate with the system controller.

Fig. 5 depicts a block diagram of a computer system 510 suitable for implementing a system controller such as is described above. Computer system 510 includes a bus 512 which interconnects major subsystems of computer system 510 such as a central processor 514, a system memory 516 (typically RAM, but which may also include ROM, flash RAM, or the like), an input/output controller 518, an external audio device such as a speaker system 520 via an audio output interface 522, an external device such as a display screen 524 via display adapter 526, serial ports 528 and 530, a keyboard 532 (interfaced with a keyboard controller 533), a storage interface 534, a floppy disk drive 536 operative to receive a floppy disk 538, and a CD-ROM drive 540 operative to receive a CD-ROM 542. Also included are a mouse 546 (or other point-and-click device, coupled to bus 512 via serial port 528), a modem

547 (coupled to bus 512 via serial port 530) and a network interface 548 (coupled directly to bus 512).

Bus 512 allows data communication between central processor 514 and system memory 516, which may include both read only memory (ROM) or flash memory (neither shown), and random access memory (RAM) (not shown), as previously noted. The RAM is generally the main memory into which the operating system and application programs are loaded and typically affords at least 16 megabytes of memory space. The ROM or flash memory may contain, among other code, the Basic Input-Output system (BIOS) which controls basic hardware operation such as the interaction with peripheral components. Applications resident with computer system 510 are generally stored on and accessed via a computer readable medium, such as a hard disk drive (e.g., fixed disk 544), an optical drive (e.g., CD-ROM drive 540), floppy disk unit 536 or other storage medium. Additionally, applications may be in the form of electronic signals modulated in accordance with the application and data communication technology when accessed via network modem 547 or interface 548.

Storage interface 534, as with the other storage interfaces of computer system 510, may connect to a standard computer readable medium for storage and/or retrieval of information, such as a fixed disk drive 544. Fixed disk drive 544 may be a part of computer system 510 or may be separate and accessed through other interface systems. Many other devices can be connected such as a mouse 546 connected to bus 512 via serial port 528, a modem 547 connected to bus 512 via serial port 530 and a network interface 548 connected directly to bus 512. Modem 547 may provide a direct connection to a remote server via a telephone link or to the Internet via an internet service provider (ISP). Network interface 548 may provide a direct connection to a remote server via a direct network link to the Internet via a POP (point of presence).

Many other devices or subsystems (not shown) may be connected in a similar manner. Conversely, it is not necessary for all of the devices shown in Fig. 5 to be present to practice the present invention. The devices and subsystems may be interconnected in different ways from that shown in Fig. 5. The operation of a

computer system such as that shown in Fig. 5 is readily known in the art and is not discussed in detail in this application. Code to implement the present invention may be operably disposed or stored in computer-readable storage media such as one or more of system memory 516, fixed disk 544, CD-ROM 542, or floppy disk 538.

5 It will be noted that the variable identifier “N” is used in several instances in Fig. 5 to more simply designate the final element (e.g., servers 110(1)-(N) and client terminals 112(1)-(N)) of a series of related or similar elements (e.g., servers and client terminals). The repeated use of such variable identifiers is not meant to imply a correlation between the sizes of such series of elements, although such correlation
10 may exist. The use of such variable identifiers does not require that each series of elements has the same number of elements as another series delimited by the same variable identifier. Rather, in each instance of use, the variable identified by “N” may hold the same or a different value than other instances of the same variable identifier.

 Moreover, regarding the signals described herein, those skilled in the art will
15 recognize that a signal may be directly transmitted from a first block to a second block, or a signal may be modified (e.g., amplified, attenuated, delayed, latched, buffered, inverted, filtered or otherwise modified) between the blocks. Although the signals of the above described embodiment are characterized as transmitted from one block to the next, other embodiments of the present invention may include modified
20 signals in place of such directly transmitted signals as long as the informational and/or functional aspect of the signal is transmitted between blocks. To some extent, a signal input at a second block may be conceptualized as a second signal derived from a first signal output from a first block due to physical limitations of the circuitry involved (e.g., there will inevitably be some attenuation and delay). Therefore, as used herein,
25 a second signal derived from a first signal includes the first signal or any modifications to the first signal, whether due to circuit limitations or due to passage through other circuit elements which do not change the informational and/or final functional aspect of the first signal.

 The foregoing described embodiment wherein the different components are
30 contained within different other components (e.g., the various elements shown as

components of computer system 510). It is to be understood that such depicted architectures are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality. In an abstract, but still definite sense, any arrangement of components to achieve the same functionality is effectively

5 "associated" such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as "associated with" each other such that the desired functionality is achieved, irrespective of architectures or intermedial components. Likewise, any two components so associated can also be viewed as being "operably connected", or

10 "operably coupled", to each other to achieve the desired functionality.

Route Processor Module

A route processor is a high-speed processor subsystem with relatively limited I/O capabilities. The route processor functions to receive link-failure indications from the line cards (not shown), computes an alternate route for failed connections using a

15 restoration protocol such as that described in the co-pending application entitled "A METHOD FOR ROUTING INFORMATION OVER A NETWORK " and previously included by reference herein, and then sends one or more configuration requests to all affected nodes to achieve this new routing. The route processor is able to communicate directly with all system modules, including the line cards and the matrix

20 shelf processors via a redundant high speed network connection to the system switch. In systems using Ethernet as the communication mechanism, the route processor can communicate with these elements via a redundant 100 Mbps connection to the system Ethernet switch, for example. The route processor runs the software implementing a routing protocol such as that mentioned above. The route processor communicates

25 with other systems of router 100 using, for example, an Ethernet communications mechanism. The route processor can be provided with a redundant connection to the other systems of router 100 to allow uninterrupted operation in the event of a communications failure.

System Switch

A system switch suitable for use in can use Ethernet-based communications to communicate with other of the sub-systems of router 100, for example. In an Ethernet configuration, the system switch manages the Ethernet connections from all level-1, level-2, route, and optional Wide Area Network (WAN) processors. The system switch implements a high-speed, low-latency Ethernet switch that isolates local traffic to individual segments. The core of system switch is a switch matrix. In one embodiment, the switch matrix is an eight port bus that interconnects switch port controllers, one or more high-speed interfaces (e.g., a gigabit Ethernet switch port controller), and expansion ports. Each one of the expansion ports communicates with a corresponding expansion bus. Each copy of the system switch thus supports communications with level-1 processors, route processors, each I/O bay, and each matrix shelf processor. In Ethernet-based systems, these connections may be by 100 Mbps or 10 Mbps connections.

Main Matrix Bay

Switching matrix 130 is based on a rearrangeably non-blocking switching matrix and can consist, for example, of switch nodes arranged in a staged array. For example, switching matrix 130 configured as a 556x256 switching matrix consists of 48 nodes arranged in an array of 16 rows by 3 columns, with each column containing one stage. All 48 nodes in the switch matrix are substantially similar. Each node is preferably a crossbar device, such as a 16x16 crossbar device that allows any of its 16 inputs to be connected to any of its 16 outputs, regardless of the crossbar's current state.

Matrix Shelf Processor Module

The matrix shelf processor module provides local control and management for one of the main-matrix shelves. The matrix shelf processor communicates with the level-1 and route processors over a low speed network connection and with the matrix node cards over a multi-drop, low-speed bus.

A matrix shelf processor provides local control and management for one of the shelves of a main matrix such as switching matrix 130. The core of a matrix shelf processor is a matrix shelf processor CPU, which communicates with one or more level-1 processors and route processors via a transceiver (preferably a 10BASE-T transceiver). The matrix shelf processor CPU communicates with system switches of the matrix shelf processor via a transceiver. To support these functions, the matrix shelf processor CPU is coupled via a processor bus to memory that provides storage for various software modules run by the matrix shelf processor CPU.

Main Matrix

Fig. 6 illustrates switching matrix 130 configured in the manner of the switch matrix described previously. In one embodiment, switching matrix 130 employs a 556x256 matrix, an array of switching nodes 600(1,1)-(16,3), each of which is a 16x16 crossbar switch that allows any input signal to be connected to any of its outputs, regardless of the current state of the crossbar. Each of the interconnections between switching nodes 600(1,1)-(16,3) can be implemented, for example, using 5.5 Gbps interconnections. As noted, the embodiment illustrated in Fig. 6 supports the switching of up to 556 inputs, shown as inputs 620(1)-(256). Inputs 620(1)-(256) are switched to one of outputs 630(1)-(256).

Physically, each of the 48 switching nodes of this embodiment occupies a single slot in a matrix rack, such as that described below. The rack described below is arranged with three shelves (one per matrix column) that house the switch node cards (there are 16 such cards in every shelf) and six-shelf-processor cards (two per shelf).

Matrix Rack

A rack is used to hold one or more matrices, and is referred to herein as a matrix rack. In one embodiment, a matrix rack is configured to hold 48 switching nodes (i.e., switching nodes 600(1,1)-(16,3)) in a compact physical configuration. The matrix rack thus can support, for example, switching nodes 600(1,1)-(16,3), which each provide 16 input signals and 16 output signals, and thus provides

switching matrix 130 with 556 input signals and 556 output signals. Matrix shelf processors are configured in redundant pairs to provide fault-tolerant control of switch nodes 600(1,1)-(16,3).

The cross-connect information, i.e., input-to-output mapping, is written into the crosspoint switch by a local microcontroller which receives the information from the local shelf processor over a high-speed connection. The three shelf processors in each rack receive such information from the node controller, which resides in a different rack. This hierarchy can be extended indefinitely. The crosspoint switch receives a high speed serial data from the optical receivers that perform optical-to-electrical conversion on the received optical signals. Data from the crosspoint switch is re-timed to synchronize the data with the system clock of router 100, using a clock and data recovery (CDR) unit, before being converted back into an optical signal that connects to the next stage of the matrix over fiber-optic cables.

Switch Node Module

Fig. 7 illustrates one of switching nodes 600(1,1)-(16,3) as a switching node 700. Switching node 700, in one embodiment, is a complete, strictly non-blocking, 16x16 OC-48 multi-stage crossbar matrix which allows any of its inputs to be connected to any of its outputs regardless of the current state of the matrix. A crosspoint switch 710 is controlled by a local microcontroller (a microcontroller 740) that also manages the optical transceivers, CDRs, and onboard SONET device. Configuration information is downloaded to switch node 700 from microcontroller 740 over a low-speed bus.

The block diagram of switch node 700 in Fig. 7 illustrates the main elements of a switch node using a SONET-based implementation. The core of the switch node 700 is crosspoint switch 710, which is a 16x16 crossbar switch (when implementing a 556x256 matrix). Crosspoint switch 710 is preferably a 5.5 Gbps 16x16 differential crosspoint switch with full broadcast capability. Any of its input signals can be connected to any, or all, of its output signals. The device is configured through a low-

speed port that, through a two-step/two-stage process, allows changes to be made to switch configuration without disturbing its operation.

Assuming 16 input signals (indicated in Fig. 7 as inputs 715(1)-(16)), crosspoint switch 710 is configured to receive optical input signals from optical receivers 720(1)-(16) at switch input signals 721(1)-(16). Crosspoint switch 710 also provides switch outputs 722(1)-(16) which serve as the source of output signals for switch node 700. Microcontroller 740 communicates with the shelf processor via transceivers 760 and 765 over a bus that carries asynchronous data over the backplane (not shown). Incoming signals are routed to one of switch outputs 722(1)-(16). Switch outputs 722(1)-(16) are coupled to CDRs 770(1)-(16), which in turn drive optical transmitters 780(1)-(16). The outputs from optical transmitters 780(1)-(16) appear at outputs 790(1)-(16) as optical signals.

Fig. 8 illustrates a simplified view of switching matrix 130, including connections to the line cards. The depiction of switching matrix 130 in Fig. 8 shows certain other details, such as clock/data recovery units (CDRs) 800(1,1)-(6,256) and line cards 810(1,1)-(16,16). A CDR recovers clock and data information from a serial bitstream by recovering the clocking signal from the incoming bitstream (e.g., using a phase-locked loop (PLL)), and then recovering the data using the clock thus recovered.

It will be noted that line cards 810(1,1)-(16,16) correspond loosely to line cards 520(1,1)-(N,N), as depicted in Fig. 5. It will also be noted that line cards 810(1,1)-(16,16) are each shown as being divided into a receive section and a transmit section as shown in Fig. 8, again in a fashion similar to that depicted in Fig. 5. Also depicted in Fig. 8 are switch nodes 820(1,1)-(16,3) and a switching matrix control circuit 830. Switch nodes 820(1,1)-(16,3) correspond to switch nodes 600(1,1)-(16,3) of Fig. 6, and may be implemented as shown in Fig. 7, for example. Switching matrix control circuitry 830 includes elements such as a microcontroller and a matrix shelf processor. More generically, the control function represented by switching matrix control circuitry 830 is depicted in Fig. 3 as matrix shelf processors 370(1)-(N) and 371(1)-(N). As previously noted, switch nodes 820(1,1)-(16,3) and their related

CDRs are divided into three stages, which are depicted in Fig. 8 as matrix first stage 840, matrix center stage 850, and matrix third stage 860. It will be noted that matrix first stage 840, matrix center stage 850, and matrix third stage 860 correspond to the matrix stages represented by switch nodes 600(1,1)-(16,1), switch nodes 600(1,2)-(16,2), and switch nodes 600(1,3)-(16,3). It will also be noted that the transmit side of line cards 810(1,1)-(16,16) each include CDR functionality.

Fig. 9 illustrates a standard frame of the synchronous optical network (SONET) protocol, exemplified here by a SONET frame 900. SONET frame 900 is divided horizontally into ninety columns and is divided vertically into nine rows. The first three columns of SONET frame 900 contain overhead bytes used for framing, communications, and other purposes. The remaining 87 columns contain data and are collectively referred to as payload. The overhead bytes include an A1 byte 902, an A2 byte 904, a J0/Z0 byte 906, a B1 byte 910, an E1 byte 912, an F1 byte 914, a D1 byte 920, a D2 byte 922, a D3 byte 924, an H1 byte 930, an H2 byte 932, an H3 byte 934, an H4 byte 936, a B2 byte 940, a K1 byte 942, a K2 byte 944, a D4 byte 950, a D5 byte 951, a D6 byte 952, a D7 byte 953, a D8 byte 954, a D9 byte 955, a D10 byte 956, a D11 byte 957, a D12 byte 958, an S1/Z1 byte 970, an M1/Z2 byte 972, and an E2 byte 974. Also included in SONET frame 900 is payload data, represented here by payload bytes 990-998. It will be noted that each of payload bytes 990-998 includes 87*48 bytes of data for an OC-48 SONET frame (except payload bytes 993, which includes 86*48 bytes of data (due to the existence of H4 byte 936)).

It will be noted that certain of the overhead bytes in Fig. 9 are marked with the letter U. This indicates the bytes so marked are stripped off by protocol processor 420 and are thus unused in the switching of the data streams represented by SONET frame 900 while the data is within router 100. In certain embodiments of the present invention, switching is performed during the period of time corresponding to one or more of these overhead bytes. Thus, a frame having such unused periods therein that can be used to allow errorless switching in the switching matrix of a network element such as router 100 (e.g., switching matrix 130) is referred to herein as a backplane frame.

Alternatively, in other embodiments of the present invention, these overhead bytes and the payload are rearranged in order to further support errorless switching in a switching matrix such as switching matrix 130 by providing a longer period of time during which switching operations may be performed. In one embodiment, the overhead bytes are moved to the beginning of the frame used to transport data through a system such as router 100. By moving the overhead bytes to the beginning of the frame, the byte times are concatenated in order to support the relock of the CDRs within router 100 by increasing the time available for relock. The overhead bytes in Fig. 9 marked with the letter U, and so stripped off by protocol processor 420, are preferably the bytes "rearranged" to form an extended period of time during which relocking can occur. In fact, because these bytes are stripped off, other bytes are simply moved into their position, overwriting the stripped-off bytes and making room at the beginning of the frame for the relocking operation. One example of such a rearranged frame, referred to herein as an errorless switching frame (ESF, a specific type of backplane frame), is given below.

Fig. 10 illustrates one embodiment of an ESF 1000, generated by rearranging a SONET frame received by router 100. ESF 1000 includes relock bytes 1010, A1/A2 bytes 1020 (corresponding to A1 byte 902 and A2 byte 904 of SONET frame 900), in-band/parity bytes 1030, H1 bytes 1040 (corresponding to H1 byte 930 of SONET frame 900), H2 bytes 1050 (corresponding to H2 byte 932 of SONET frame 900), H3 bytes 1060 (corresponding to H3 byte 934 of SONET frame 900), H4 bytes 1070 (corresponding to H4 byte 936 of SONET frame 900), and payload bytes 1080-1088 (corresponding to payload bytes 990-998 of SONET frame 900). In protocol processor 420 (of Fig. 4), the overhead bytes of SONET frame 900 marked as unused ("U") are "moved" to the position of relock bytes 1010 (as well as A1/A2 bytes 1020 and in-band/parity bytes 1030) by moving payload or control information into the unused bytes. In effect, the overhead bytes of SONET frame 900 marked as unused can simply be overwritten when rearranging the frame. The data is preferably rearranged such that a relatively large number of bytes at the beginning of the frame are made available for use in performing the errorless switching operation, and most

preferably, that a maximum number of bytes at the beginning of the frame are made available for such purposes.

Relock bytes 1010 are inserted in place of these first bytes. Relock bytes 1010 preferably consist of data that will create signals rich in transitions. This eases the CDRs' task of re-acquiring phase lock, because each transition is an opportunity for the CDRs' to begin the process of re-acquiring clocking information. One example of a bit pattern rich in transitions is a binary representation of the hexadecimal number "55", which produces a string of alternating 1's and 0's (with a transition between each bit time).

10 A1/A2 bytes 1020 represent A1 byte 902 and A2 byte 904 from 48 STS-1 channels in an OC-48 signal. A1/A2 bytes 1020 may include, for example, 54 bytes of the A1 framing byte and 54 bytes of the A2 framing byte. In-band bytes 1030 may be divided into an in-band signaling high byte 1090, an in-band signaling low byte 1091, and a parity value (referred to herein as a backplane parity byte 1092). The next 15 four portions of ESF 1000 are pointer and payload bytes from the 48 STS-1 channels supported by the OC-48 SONET frame. H1 bytes 1040 include the H1 pointer bytes from each of the 48 STS-1 channels. In similar fashion, H2 bytes 1050 contain the H2 pointer bytes from those STS-1 channels, H3 bytes 1060 contain the H3 stuff bytes from the 48 STS-1 channels, and H4 bytes 1070 contain the 48 H4 stuff bytes from 20 the 48 STS-1 channels. Payload bytes 1080-1088 contain their respective portions of the payload bytes of the 48 STS-1 channels supported by the OC-48 stream.

In one embodiment, in-band/parity bytes 1030 are actually a 48-byte column in which three of the bytes are used for in-band signaling high byte 1090, in-band signaling low byte 1091, and backplane parity byte 1092, with the remaining 45 bytes 25 being reserved. While the H1, H2, and H3 bytes of each of the STS-1 channels of the OC-48 stream are defined, in some embodiments, the H4 byte of each channel can be considered to be part of the SONET payload. The various fields in row 1 of ESF 1000 are shown in Table 1.

Row 1 Byte Numbers	# of Bytes	Overhead Byte Name	Notes
1-1056	1056	1056 - RLK bytes	Used to relock CDRs. Relocking pattern is preferably transition (edge) rich (e.g., a pattern of 0x55)
1057-1080	24	24 - A1 bytes	Framing Byte. A1 pattern = 0xF6
1081-1104	24	24 - A2 bytes	Framing Byte. A2 pattern = 0x28
1105	1	1 - IBH byte	Inband Signaling High-byte
1106	1	1 - IBL byte	Inband Signaling Low-byte
1107	1	1 - Backplane Parity Byte	Backplane Parity Byte
1108-1152	45	45 - Reserved bytes	Fixed pattern = 0x00. Reserved.
1153-1200	48	48 - H1 bytes	Pointer Byte. H1 = H1 pointer byte
1201-1248	48	48 - H2 bytes	Pointer Byte. H2 = H2 pointer byte
1249-1296	48	48 - H3 bytes	Pointer Byte. H3 = H3 pointer action stuff byte
1297-1344	48	48 - H4 bytes	Payload Byte. H4 = stuff byte position
1345-4320	2976	2976 - Payload bytes	Payload Bytes

Table 1. Detail of an exemplary layout of errorless switching frame 1000.

As noted, relock bytes 1010 preferably contained a pattern of 1's and 0's (e.g., a hexadecimal value of "55"). This pattern is used to help the CDRs along the signal path within router 100 to re-acquire phase lock quickly during the rearrangement of switching matrix 130 by providing a signal rich in edges (i.e., transitions) on which the PLLs of the CDRs can acquire lock. A1/A2 bytes 1020 are framing bytes that preferably use a standard SONET format of 0xF6 and 0x28, respectively. A full column of A1 and A2 bytes are preferably used to form A1/A2 1020. As noted, in-band signaling high byte 1090 and in-band signaling low byte 1091 are provided to support in-band signaling, and so allow communication on an in-band basis over a network such as network 190. As will be apparent to one of skill in the art, the above format is merely exemplary. The information illustrated above may be organized in

an alternate format, and various pieces of information omitted from ESF frame 1000, or included in ESF frame 1000 from SONET frame 900.

To help ensure the accurate transmission of data, backplane parity byte 1092 is provided to allow parity checking through a system such as router 100. Backplane parity byte 1092 can be calculated using any number of parity calculations, but is preferably calculated using the standard SONET definition. Backplane parity byte 1092 is preferably calculated across all bytes in ESF 1000, save for relock bytes 1010, and A1/A2 bytes 1020. Relock bytes 1010 and A1/A2 bytes 1020 are excluded from this calculation to avoid the detection of false parity errors during the rearrangement of switching matrix 130. At such a time, the system will not be able to capture relock bytes 1010 and A1/A2 bytes 1020. The generation and checking of backplane parity byte 1092 is described in further detail with regard to Figs. 11, 12, 13 and 14.

As noted, the undefined bytes following in-band/parity bytes 1030 are reserved and so are preferably set to a hex value of 0x00. In-band/parity bytes 1030 and the undefined bytes which follow thus define a 48-byte column. H1 bytes 1040, H2 byte 1050, and H3 bytes 1060 are pointer bytes into the payload of the original SONET frame. In one embodiment, there are 48 copies of each of these bytes in order to support the 48 STS-1 channels in an OC-48 stream. Preferably, the values carried in H1 byte 1040 and H2 byte 1050 are modified from the standard SONET definition to allow for the different locations of various payload bytes in ESF 1000. In a similar fashion, there are 48 copies of each STS-1 channel's H4 byte that make up H4 bytes 1070, and it is the H4 byte that is used as a stuff position during pointer justifications (although the H4 byte may be considered as a part of the payload). Preferably, scrambling is used on data sent over the signal paths of router 100. More preferably, all bytes in ESF 1000 are scrambled with the exception of relock bytes 1010 and A1/A2 bytes 1020. While any acceptable method may be used for this scrambling, a standard SONET scrambling polynomial is preferably used for the scrambling pattern.

While it may be preferable to rearrange incoming data streams to allow for errorless switching, depending on the amount of time required for various elements of router 100 to reacquire lock, such rearrangement of the incoming data stream is not

strictly necessary. In fact, if switching and resynchronization can be performed quickly enough, no rearrangement whatever need be performed. This may depend not only on the speed with which the hardware is capable of re-acquiring lock, but on the amount of contiguous unused data at the beginning of a frame available for use in the switching operation, due either to the underlying protocol employed or the transmission of a special frame that allows for such switching. Thus, given a sufficient period of time (a sufficient number of unused bit times) at the beginning of a frame, no arrangement may be needed to perform errorless switching according to embodiments of the present invention.

Alternatively, the signal paths of a system such as router 100 may be operated at a speed higher than that of the incoming data stream. In such a case, more byte positions will exist per unit time than exist bytes from the incoming data stream. In such a scenario, a number of system-defined bytes would be inserted before the bytes from the incoming data stream are received. Among other possible uses of these system-defined bytes would be the possibility of provided relocking bytes (e.g., relock bytes 1010) which could be corrupted (as they might be during the switching of a switching matrix such as switching matrix 130) without deleterious effects on the "live" data channels carried over the incoming data stream. These relocking bytes would also serve to support fast re-acquisition of lock by the CDRs within the system.

Fig. 5 depicts exemplary components of protocol processor 420 that allow protocol processor 420 to support the errorless rearrangement functions described previously. Errorless matrix rearrangement support is provided in protocol processor 420 such that switch matrix 130 can be rearranged without causing any loss of data on active channels.

To support the errorless rearrangement technique, the input/output connections to and from the matrix are maintained during a matrix rearrangement. Only paths internal to switching matrix 130 are altered during the rearrangement. As noted, switching matrix 130 incorporates several clock/data recovery units (CDRs) in the signal path from matrix input to matrix output. These CDRs are configured in a serial sequence through the matrix, such that when the serial data signal is disrupted (e.g.,

due to a switch change), the CDRs reacquire lock one at a time, in a serial fashion. During the period of time that the CDRs are re-acquiring lock, the "clock" into protocol processor 420 is of unknown frequency and period. The errorless rearrangement support circuitry in protocol processor 420 is responsible for

5 "blocking" the transmit input clock during the rearrangement (when the clock is not known), turning the clock back on when the clock again becomes clean, and finally, to reframe to the newly received serial data stream immediately and begin passing data. Thus, the data stream traversing the router's backplane can contain periods of unreliable clocking information which should not be examined while performing

10 error detection.

Fig. 11 is a block diagram illustrating a frame parity generation circuit 1100 according to an embodiment of the present invention. Frame parity generation circuit 1100 takes as its input a current frame signal 1105, a end-of-frame signal 1110 and an frame synchronization signal 1115. Current frame signal 1105 represents the current

15 word of the frame currently being analyzed. The word length may be any suitable value, and can be, for example, one byte (i.e., eight bits). This is the case when a bit-interleaved parity (BIP) calculation such as BIP8 (8 bit interleaved parity, such as that used in the SONET standard) is performed. Also provided to frame parity generation circuit 1100 is a clock 1120. Clock 1120 is derived from a standard system clock

20 distributed throughout the backplane of router 100. Clock 1120 allows frame parity generation circuit 1100 to determine when inputs thereto are valid.

Current frame signal 1105 is provided to a parity function unit 1125, containing a parity calculation unit 1130 and a parity accumulation storage unit 1135. Parity calculation unit 1130, which performs a parity calculation using the current

25 word of the frame for which parity is being calculated (carried by current frame signal 1105) and the parity presently accumulated for the frame (carried by an accumulated parity signal 1140). Parity calculation unit 1130 can perform, for example, a bit-wise exclusive-OR (XOR) of current frame signal 1105 and accumulated parity signal 1140, although other calculations to generate parity can be used with equal success, as

30 will be apparent to one of skill in the art. As shown in Fig. 11, accumulated parity

signal 1140 is provided to parity calculation unit 1130 by parity accumulation storage unit 1135. Parity accumulation storage unit 1135 supports parity generation (e.g., the bit-wise XOR of the current word (e.g., of 8 bits in length) with the accumulated parity value) by accumulating (i.e., storing) the result of the parity calculation

5 generated by parity calculation unit 1130. Thus, as words of the given frame are presented on current frame signal 1105, parity calculation unit 1130 generates the next parity value to be accumulated (i.e., stored in parity accumulation storage unit 1135).

Once the calculations are complete for the given frame, the parity value stored in parity accumulation storage unit 1135 is stored in a frame parity storage unit 1145.

10 Frame parity storage unit 1145 stores the given frame's parity value for insertion into a subsequent frame. This is accomplished by providing the frame's parity value (as a frame parity signal 1150) to a frame assembly unit 1155 during the assembly of the subsequent frame. Frame assembly unit 1155 takes as its input information for the subsequent frame, into which frame assembly unit 1155 inserts the frame's parity

15 value at the proper time (i.e., the point in the subsequent frame's data stream to be occupied by the backplane parity byte). The assembled frame, including the previous frame's parity value, is output by frame assembly unit 1155 as an output frame signal 1165.

Alternatively, the preceding operation can be described in terms of a given

20 frame and a frame previous to the given frame. The previous frame's parity value, having been calculated by parity function unit 1125 and stored in frame parity storage unit 1145, is available for insertion into the frame currently being analyzed. Thus, the previous frame's parity value is inserted into the position in the current frame reserved therefor.

25 Parity function unit 1125 and frame parity storage unit 1145 are controlled by a position detector 1170. Position detector 1170 can, for example, take as input end-of-frame signal 1110, frame synchronization signal 1115 and clock 1120, and generates signals that control the calculation of a frame's parity, and the insertion of the parity value thus calculated into a subsequent frame. End-of-frame signal 1110

30 indicates the end of a frame to position detector 1170, while frame synchronization

signal 1115 indicates that framing is being acquired. End-of-frame signal 1110 and frame synchronization signal 1115 can be generated, for example, by a framing and control unit 1175, which analyzes the current frame (and, optionally, preceding frames) to determine if the system is “framed up” (synchronized to the frame) and the
 5 current word’s position in the given frame.

Position detector 1170 generates several signals that control parity function unit 1125 and frame parity storage unit 1145, as well as frame assembly unit 1155 (in part). Initially, position detector 1170 asserts a clear accumulated parity signal 1180, which clears parity accumulation storage unit 1135. The cleared value in parity
 10 accumulation storage unit 1135 can then be read into frame parity storage unit 1145 to clear that storage unit as well. Alternatively, frame parity storage unit 1145 could be cleared using a clear signal (in fact, clear accumulated parity signal 1180 could also be provided to frame parity storage unit 1145 to accomplish this function).

Once frame synchronization signal 1115 indicates that the data stream is
 15 framed, position detector 1170 uses end-of-frame signal 1110 to determine the occurrence of both the end of a frame and the beginning of a frame. Once the given backplane frame begins, position detector 1170 determines whether to include a given word in that backplane frame’s parity value by determining the given word’s position in the backplane frame. The determination is made based on either existing
 20 knowledge (certain bytes are never reliable) or dynamically acquired knowledge (certain bytes are unreliable in certain situations). For example, there may be no way to know if the bytes used to support relocking (i.e., relock bytes 1010) will be corrupted by a switching operation (i.e., one or more of relock bytes 1010 may contain errors introduced by a switching operation). However, it may be that framing
 25 bytes can be generally relied on unless frame is lost. Thus, position detector 1170 can be designed to always include or exclude certain word in the parity calculation, or to include or exclude certain word in the parity calculation based on dynamic criteria (e.g., input signals, counts and the like). In Fig. 11, position detector 1170 accomplishes this inclusion/exclusion by asserting and de-asserting an accumulate

enable signal 1185 provided to parity accumulation storage unit 1135 based on end-of-frame signal 1110, frame synchronization signal 1115 and clock 1120.

As noted, there are words in a backplane frame that should not be included in parity calculations due to their unreliability. With regard to a backplane frame (e.g., an ESF), such is the case for the words within a backplane frame that allowing re-locking of the CDRs throughout router 100 (i.e., relock bytes 1010) and, sometimes (if not always), the words used for frame detection (e.g., framing bytes such as A1/A2 bytes 1020). This is because relock bytes 1010 are not expected to always be synchronously locked due to the switching that may be performed during this portion of any given backplane frame, as previously discussed. Similarly, A1/A2 bytes 1020 may contain errors if framing is not established. Thus, the known expectation of such errors implies that such words should be ignored occasionally, if not always.

The inclusion/exclusion of certain of a frame's words is controlled by position detector 1170 via accumulate enable signal 1185. When asserted by position detector 1170, accumulate enable signal 1185 allows parity accumulation storage unit 1135 to accumulate (i.e., store) the current parity value generated by parity calculation unit 1130. This is the case when the given word is to be included in parity calculations (e.g., payload bytes 1080-1088). When de-asserted by position detector 1170, accumulate enable signal 1185 prevents the accumulation of parity information in parity accumulation storage unit 1135. This is the case when the given word is not to be included in parity calculations (e.g., relock bytes 1010). Moreover, such decisions can be made dynamically. For example, rather than always ignoring A1/A2 bytes 1020, frame synchronization signal 1115 can be used to determine if A1/A2 bytes 1020 should be included in the parity calculations (e.g., if frame synchronization signal 1115 indicates that frame synchronization exists, A1/A2 bytes 1020 are included in the parity calculations, while A1/A2 bytes 1020 are excluded if frame synchronization does not exist).

Once the requisite words have been included in the parity calculations, position detector 1170 asserts a save frame parity signal 1190, thus causing frame parity storage unit 1145 to store the output of parity accumulation storage unit 1135.

Save frame parity signal 1190 can be generated using, for example, end-of-frame signal 1110, which (by indicating the end of a frame) indicates that the parity calculations for the given frame are at an end, and so the frame's parity value is now ready for insertion into a subsequent frame. Using input signals and designed-in knowledge of the frame, position detector 1170 can also determine when a previous frame's parity value should be inserted into the present frame. Upon making such a determination, position detector 1170 asserts an insert parity signal 1195 to cause frame assembly unit 1155 to insert the previous frame's parity value (presented by frame parity storage unit 1145 to frame assembly unit 1155 as frame parity signal 1150) into the current frame (provided to frame assembly unit 1155 by current frame signal 1105).

It will be apparent to one of skill in the art that techniques employing other signals, representing other parameters of the frame being analyzed, can be used with equal success in a backplane parity technique according to embodiments of the present invention. For example, a signal indicating the start of a frame could be used, from which indication position detector could identify the position of words in the given frame that are to be ignored. Moreover, as noted, the framing words of the given frame (e.g., A1/A2 bytes of a backplane frame) could always be ignored, obviating the need to determine framing synchronization (e.g., the inclusion of A1/A2 bytes 1020 in the parity calculation).

Fig. 12 is a flow diagram illustrating the operation of the parity generation circuit of Fig. 11. The process begins with the start of a frame (or, alternatively, with the end of the previous frame) (step 1200). Once the beginning of a frame is detected, the position detector determines whether relock bytes (e.g., relock bytes 1010) are being received (step 1210). So long as such relock bytes are being received, they are ignored insofar as parity calculations are concerned (step 1210). It will be noted that this sequence assumes that a frame layout such as the backplane (in fact, ESF) frame layout depicted in Fig. 10 is used, and so the actions discussed herein are designed to deal with such a backplane frame. It will be apparent to one of skill in the art that a

different frame layout could engender a different ordering of the actions discussed, or even a different set of actions altogether.

Next, a determination is made as to whether framing bytes (e.g., A1/A2 bytes 1020) are being received. So long as such framing bytes are being received, they are ignored insofar as parity calculations are concerned (step 1220). Once the words of the current frame that are not included in parity calculations have been received, the current parity value is cleared (step 1230). It should be noted that this action could be performed once the beginning of the frame is detected, as well as anywhere in between, so long as it is cleared before the first parity value is to be calculated.

Alternatively, parity function unit 1125 could be designed to simply calculate the first parity value using a default value (e.g., all zeroes) and ignore the parity value stored in parity accumulation storage unit 1135. Once parity accumulation storage unit 1135 is cleared, parity calculations are performed using the current word and the current parity value (step 1240). The result is then stored in parity accumulation storage unit 1135 (step 1250). This continues until the frame has been completely processed (step 1260). It should be noted that words within the frame (other than at the beginning of the frame) could also be excluded from the parity calculations by inserting the actions required to detect and exclude such words. Once the desired words of the given frame have been included in the parity calculations, the frame's parity value is stored in frame parity storage unit 1145 (step 1270). The frame's parity value is then inserted into a subsequent frame, for transmission across the backplane (step 1280).

Fig. 13 is a block diagram illustrating a frame parity checking circuit 1300 according to an embodiment of the present invention. Frame parity checking circuit 1300 includes a parity generation unit 1305, a generated parity storage unit (GPSU) 1310, a frame parity storage unit (FPSU) 1315 and a parity comparison unit 1320. Generated parity storage unit 1310, frame parity storage unit 1315 and parity comparison unit 1320 are controlled by a parity checking control unit 1325. Upon the assertion of start-of-frame signal 1330, parity checking control unit 1325 causes parity generation unit 1305 to generate parity over a given frame by asserting a generate parity signal 1335. It will be noted that the design of parity generation unit 1305 can

follow generally that of frame parity generation circuit 1100. It will also be noted that a clock signal 1340 is provided to frame parity checking circuit 1300 and parity generation unit 1305 to allow those units to maintain synchronization with the incoming data stream (depicted in Fig. 13 by a frame data stream 1345).

5 Once parity generation unit 1305 generates a parity value for the given frame, this parity value is stored in generated parity storage unit 1310 by asserting a load GPSU signal 1350. Parity generation unit 1305 then proceeds to generate a parity value for a subsequent frame. The subsequent frame, per the descriptions of Figs. 11 and 12, contains the parity value generated for the previous frame on the other side of
10 the backplane and stored in the subsequent frame. During the processing of the subsequent frame, the parity value for the previous frame is read from the subsequent frame and stored in frame parity storage unit 1315 by asserting a load FPSU signal 1355. Thus, while a parity value is being generated for the subsequent frame, generated parity storage unit 1310 contains the parity value generated for the previous
15 frame, and frame parity storage unit 1315 contains the parity value generated for the previous frame and stored in the subsequent frame. As might be expected, generated parity storage unit 1310 and frame parity storage unit 1315 can be cleared prior to storing their respective parity values by parity checking control unit 1325, for example, asserting a clear GPSU signal 1360 and a clear FPSU signal 1365,
20 respectively.

 The outputs of generated parity storage unit 1310 and frame parity storage unit 1315 are provided to parity comparison unit 1320, which compares the parity value generated for the previous frame and the parity value stored in the subsequent frame. When the result of the comparison is desired, parity checking control unit 1325 asserts
25 an output parity signal 1370, which causes parity comparison unit 1320 to output a parity signal 1375. Parity signal 1375 indicates whether the parity value generated matches that generated by the parity generation circuitry on the other side of the backplane and stored in the subsequent frame. An error is indicated if the two parity values do not match.

Fig. 14 is a flow diagram illustrating the operation of parity checking circuit 1300 of Fig. 13. The process begins with the clearing of the storage units, generated parity storage unit 1310 and frame parity storage unit 1315 (step 1400). It will be noted that this clearing can be performed at any time prior to loading the storage unit's respective parity values (or, by simply loading those parity values, the action could be made unnecessary). Next, the start of a frame (or, alternatively, with the end of the previous frame) is detected (step 1410). Once the frame boundary (i.e., start-of-frame or end-of-frame) is detected, parity generation unit 1305 (and, optionally, parity checking control unit 1325, depending upon the control structure selected (i.e., whether parity generation unit 1305 is under its own control, or under the control of parity checking control unit 1325)) cycle through relock bytes 1010 (step 1420). Next, parity generation unit 1305 (and, optionally, parity checking control unit 1325, as before) cycle through framing bytes (e.g., A1/A2 bytes 1020) (step 1430). Both relock bytes 1010 and A1/A2 bytes 1020 are ignored in this implementation. A generated parity value for the given frame is then generated by parity generation unit 1305 (step 1440). The generated parity value thus generated is then stored in generated parity storage unit 1310 via the assertion of load GPSU signal 1350 by parity checking control unit 1325 (step 1450). While a generated parity value is being generated for a subsequent frame, the parity value stored in that subsequent frame is stored in frame parity storage unit 1315 via the assertion of load FPSU signal 1355 by parity checking control unit 1325 (step 1460). Parity signal 1375 is then output in response to the assertion of output parity signal 1370 by parity checking control unit 1325, which outputs the result of a comparison of the generated parity value and the parity value stored in the subsequent frame by the parity generation circuitry on the other side of the backplane.

While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that, based upon the teachings herein, changes and modifications may be made without departing from this invention and its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope

of this invention. Furthermore, it is to be understood that the invention is solely defined by the appended claims.

WHAT IS CLAIMED IS:

- 1 1. A method of generating a backplane parity value comprising:
2 receiving a data stream at a communications interface of a telecommunications
3 system, wherein said data stream comprises a first plurality of words;
4 rearranging said data stream into a second plurality of words, wherein
5 said second plurality of words include a relock word, and
6 said relock word is configured to allow said telecommunications
7 system to synchronize with said data stream; and
8 for each of said second plurality of words, determining if said each of said
9 second plurality of words should be included in a parity calculation by
10 determining if said each of said second plurality of words is said relock
11 word, and
12 ignoring said each of said second plurality of words, if said each of
13 said second plurality of words is said relock word, and
14 including said each of said second plurality of words in said parity
15 calculation, otherwise.
- 1 2. The method of claim 1, wherein said each of said words is a byte.
- 1 3. The method of claim 2, wherein said parity calculation comprises:
2 calculating said backplane parity value by performing a bit-wise exclusive-or
3 between said words.
- 1 4. The method of claim 1, wherein said first plurality of words is
2 organized as a first frame having a first frame format and said second plurality of
3 words is organized as a second frame having a second frame format.
- 1 5. The method of claim 4, wherein said second frame includes said relock
2 word.

1 6. The method of claim 1, wherein
2 said telecommunications system includes a switching matrix coupled to said
3 communications interface, and
4 said switching matrix switches during said relock word.

1 7. A method of transmitting information across a switching matrix
2 comprising:
3 receiving information, wherein
4 said information is in a transmission unit,
5 said transmission unit is divided into a plurality of words, and
6 said words are arranged in a first format;
7 rearranging a plurality of said words into a second format; and
8 generating a parity value from at least one of said words.

1 8. The method of claim 7, wherein said information is received as an
2 optical signal.

1 9. The method of claim 7, wherein said transmission unit is a frame.

1 10. The method of claim 9, wherein said frame is a SONET frame.

1 11. The method of claim 9, wherein said rearranging rearranges said
2 transmission unit into a backplane frame.

1 12. The method of claim 7, wherein said parity value is a backplane parity
2 byte.

1 13. The method of claim 12, wherein
2 each one of said words is a byte, and
3 said generating comprises calculating said backplane parity value by
4 performing a bit-wise exclusive-or between said words.

1 14. The method of claim 7, wherein said second format allows said
2 switching matrix to be switched errorlessly.

1 15. The method of claim 7, wherein said second format includes a relock
2 word.

1 16. The method of claim 15, wherein said second format includes a relock
2 word.

1 17. The method of claim 16, wherein said switching matrix is switched
2 during a period of time that said relock words are traversing said switching matrix.

METHOD AND APPARATUS FOR DETECTING ERRORS IN A BACKPLANE FRAME

Duschatko, Douglas E.; Quibodeaux, Lane Byron; Hall, Robert A.; and Thurston,
Andrew J.

5 ABSTRACT OF THE DISCLOSURE

A method of generating a parity value is disclosed. The method includes reading a word from a data stream, determining if the word should be included in a parity calculation, and including the word in the parity calculation, if the word should be included in the parity calculation, and ignoring the word otherwise.

100




Fig. 1A

FIG. 1A is a block diagram of a system 100. The system 100 includes a Node Controller 120, a User Interface Module 150, a Management System 160, an Input/Output Section 110, and a Switching Matrix 130. The Node Controller 120 is connected to the User Interface Module 150, the Management System 160, the Input/Output Section 110, and the Switching Matrix 130. The Input/Output Section 110 is connected to the Switching Matrix 130 via an Internal Input Signal 170 and an Internal Output Signal 180. The Input/Output Section 110 is also connected to an external interface 140.




Fig. 1B




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7





Fig. 8

FIG. 8 is a block diagram of a switching matrix system in accordance with the present invention. The system includes a switching matrix control circuitry 830, a receive section, and a transmit section. The receive section includes a line card 810, a CDR 800, and a switch node 820. The transmit section includes a line card 810, a CDR 800, and a switch node 820. The switching matrix control circuitry 830 is connected to the switch nodes 820 in the receive and transmit sections. The system is divided into three stages: Matrix First Stage 840, Matrix Center Stage 850, and Matrix Third Stage 860. Each stage contains multiple switch nodes 820 and CDRs 800. The switch nodes 820 are connected to the CDRs 800, and the CDRs 800 are connected to the line cards 810. The switch nodes 820 are also connected to the switching matrix control circuitry 830.

SONET Frame
900



A1 902	A2 904	J0/Z0 906	Payload Bytes 990	
B1 910	E1 912	F1 914	Payload Bytes 991	
D1 920	D2 922	D3 924	Payload Bytes 992	
H1 930	H2 932	H3 934	H4 936	Payload Bytes 993
B2 940	K1 942	K2 944	Payload Bytes 994	
D4 950	D5 951	D6 952	Payload Bytes 995	
D7 953	D8 954	D9 955	Payload Bytes 996	
D10 956	D11 957	D12 958	Payload Bytes 997	
S1/Z1 970	M1/Z2 972	E2 974	Payload Bytes 998	

Fig. 9
(Prior Art)




Fig. 10

any one of the above methods for generating the parity signal for the current frame.




Fig. 11




Fig. 12

FIG. 13 is a block diagram of a frame parity checking circuit 1300. The circuit includes a parity checking control unit 1325, a parity generation unit 1305, a generated parity storage unit 1310, a frame parity storage unit 1315, and a parity comparison unit 1320. The parity checking control unit 1325 receives a start-of-frame signal 1330 and a clock signal 1340. It outputs a load FPSU signal 1355, a clear FPSU signal 1365, a load GPSU signal 1350, a clear GPSU signal 1360, and an output parity signal 1370. The parity generation unit 1305 receives a frame data stream 1345 and a generate parity signal 1335 from the parity checking control unit 1325. It outputs a generated parity signal to the generated parity storage unit 1310. The generated parity storage unit 1310 outputs the generated parity signal to the parity comparison unit 1320. The frame parity storage unit 1315 receives the frame data stream 1345 and the generated parity signal from the generated parity storage unit 1310. It outputs a frame parity signal to the parity comparison unit 1320. The parity comparison unit 1320 outputs the parity signal 1375.

Frame Parity
Checking Circuit
1300




Fig. 13




Fig. 14

DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled:

Method And Apparatus For Detecting Errors In A Backplane Frame

which (check) ☒ is attached hereto.
☐ and is amended by the Preliminary Amendment attached hereto.
☐ was filed on as Application Serial No.
☐ and was amended on (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
Number	Country	Day/Month/Year Filed	Yes	No
N/A			<input type="checkbox"/>	<input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date
60/211,851	June 15, 2000

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)
09/477,166	January 4, 2000	Pending

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivans (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrile (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Michael P. Adams (34,763); Robert B. Morrill (43,817); James E. Parsons (34,691); Philip W. Woo (39,880); Emily Haliday (38,903); Tom Hunter (38,498); Michael J. Halbert (40,633); Gary J. Edwards (41,008); Daniel P. Stewart (41,332); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Mary Jo Bertani (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odozynski (28,769); Cameron K. Kerrigan (44,826); Paul E. Lewkowicz (44,870); Theodore P. Lopez (44,881); Mayankkumar M. Dixit (44,064); Eric Stephenson (38,321); Christopher Allenby (45,906); David C. Hsia (46,235); Mark J. Rozman (42,117); Margaret M. Kelton (44,182); Do Te Kim (46,231); Alex Chen (45,591); Monique M. Heyninck (44,763); Gregory J. Michelson (44,940); Jonathan Geld (44,702); Emmanuel Rivera (45,760); Jason FarHadian (42,523); Matthew J. Spark (43,453); and Elaine H. Lo (41,158).

Please address all correspondence and telephone calls to:

Sam Campbell
SKJERVEN MORRILL MacPHERSON LLP
 25 Metro Drive, Suite 700
 San Jose, California 95110-1349

Telephone: 512-794-3600
 Facsimile: 512-794-3601

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Full name of first (or sole) inventor: Duschatko, Douglas E.

Inventor's Signature: _____ Date: _____

Residence: McKinney, Texas

Post Office Address: 2207 Misty Way
McKinney, Texas 75070

Citizenship: United States

Full name of second (joint) inventor: Quibodeaux, Lane Byron

Inventor's Signature: _____ Date: _____

Residence: Allen, Texas 75002

Post Office Address: 1421 Constellation Drive
Allen, Texas 75013

Citizenship: United States

Full name of first inventor: Hall, Robert A.

Inventor's Signature: _____ Date: _____

Residence: Richardson, Texas

Post Office Address: 4405 Southpointe Drive
Richardson, Texas 75082

Citizenship: USA

Full name of second inventor: Thurston, Andrew J.

Inventor's Signature: _____ Date: _____

Residence: Allen, Texas

Post Office Address: 310 Fairfax Drive
Allen, Texas 75013

Citizenship: USA